Wafer-Scale System

An architecture paradigm using an entire wafer as one compute unit, replacing chip-to-chip links with on-wafer interconnect.