Today for AI
HOT RADAR
computeHEAT 10.8°

AI CURATED HOT STORY · 10/31/2026

CXMT Completes Engineering Validation of 4F² DRAM Platform

1 reports archived1 independent sourcesupdated 10/31/2026, 20:26:18
Synthesis & Latest Updates
1 Sources Cross-Validated

CXMT announced that its sixth-generation DRAM technology platform based on the 4F² vertical channel architecture has completed engineering sample validation, with first DDR5 RDIMM samples expected by year-end. The platform utilizes logic-memory wafer bonding and proprietary VSG transistors to significantly enhance storage density and enable further scaling, targeting high-density server applications.

LATEST/CXMT announced that its sixth-generation DRAM technology platform based on the 4F² vertical channel architecture has completed engineering sample validation, with first DDR5 RDIMM samples expected by year-end. The platform utilizes logic-memory wafer bonding and proprietary VSG transistors to significantly enhance storage density and enable further scaling, targeting high-density server applications.

Hourly heat curve

3 fully observed hours
Now
10.8
Peak
11.323:00
24h change
–

The line compares only sources observed throughout; gap hours are interpolated to keep the trend continuous.

Coverage timeline

Total 1 reports · Latest first
  1. IT之家 · IT业界T2·68 pts

    CXMT Completes Engineering Validation of 4F² DRAM Platform

    • Sixth-gen platform (based on 4F² architecture) passed engineering validation; first DDR5 RDIMM samples expected by year-end.
    • Utilizes logic-memory wafer bonding and proprietary VSG transistors to boost density and enable future scaling.
    • Fifth-gen platform mass-produced LPDDR5X/LPDDR6, achieving at least 50% higher die yield per wafer than previous gen.